Please type a plus sign (+) inside this box ->	+	
----------------------------	----------------------	---	--

PTO/SB/08A	(08-00)
------------	---------

Approved for use through 10/31/2002. OMB 0651-0031 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.				
Substitute for form 1449A/PTO		Complete if Known	RECEIVED	
	Application Number	09/891,523		
INFORMATION DISCLOSURE	Filing Date	June 27, 2001	OCT 1 2 2001	

STATEMENT BY APPLICANT RAKVIC et al First Named Inventor Technology Center 2100 Group Art Unit 2185 (use as many sheets as necessary) **Examiner Name** Not assigned

2207/1123601 Attorney Docket Number 0 9 200 **U.S. PATENT DOCUMENTS** U.S. Patent Document Pages, Columns, Lines, Where Relevant Date of Publication of Name of Patentee or Applicant Passages or Relevant Kind Code² of Cited Document Cited Document Number MM-DD-YYYY Figures Appear (if known) **FOREIGN PATENT DOCUMENTS** Pages, Columns, Lines. Foreign Patent Document Date of Publication of Name of Patentee Cite Where Relevant Examiner or Applicant of Cited Document Kind Code⁵ Initials* No. Passages or Relevant Office³ Number4 Cited Document MM-DD-YYYY T₆ (if known) Figures Appear OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of T 2 Cite Examiner the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. No. Initials 1 Agarwal et al, "Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches", Proceedings, The 20th Annual MI Intl Symposium on Computer Architecture, IEEE Computer Society, Technical Committee on Computer Architecture, Association for Computing Machinery SIGARCH, pp 169-190, San Diego, California, May 16-19, 1993 Alexander et al, "Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems", Proceedings, Second Intl Symposium MI on High-Performance Computer Architecture, IEEE Computer Society, Technical Committee on Computer Architecture, pp 254-263, San Jose, California, February 3-7, 1996 Burger et al. "The SimpleScalar Tool Set, Version 2.0", Computer MI Sciences Department Technical Report, No. 1342, The University of Wisconsin, Madison, Wisconsin, June 1997 Edmondson et al, "Internal Organization of the Alpha 21164, a 300-MHz M)I64-bit Quad-issue CMOS RISC Microprocessor", Digital Technical Journal, Vol. 7, No. 1, pp 119-135, 1995 Hill, Mark D., "A Case for Direct-Mapped Caches", Computer, pp 25-40, MI December 1988 Juan et al, "The Difference-bit Cache", Proceedings, The 23rd Annual $I(\Omega)$ Int'l Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 114-120, Philadelphia, Pennsylvania, May 22-24, 1996 Kessler et al, "Inexpensive Implementation of Set-Associativity", MI Proceedings, The 16th Annual Intl Symposium on Computer Architecture, IEEE Computer Society Press, pp 131-139,1989 Date Examiner 6 Considered Signature

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Unique citation designation number.

Please type a plus slow (+) inside this box

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
on Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known 09/891,523 Application Number **INFORMATION DISCLOSURE** Filing Date June 27, 2001 STATEMENT BY APPLICANT RAKVIC et al First Named Inventor 2185 Group Art Unit

(use as many sheets as necessary)

Not assigned **Examiner Name** 2207/1123601 of Sheet Attorney Docket Number

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
MI		Rau et al, "Pseudo-Randomly Interleaved Memory", Proceedings, The 18 th Annual Intl Symposium on Computer Architecture, Association for Computing Machinery, pp 74-83, Toronto, Canada, May 27-30, 1991	
WI		Rivers et al, "On Effective Data Supply for Multi-Issue Processors", Proceedings, Intl Conference on Computer Design, VLSI in Computers and Processors, IEEE Computer Society Technical Committee on Design Automation, IEEE Circuits and Systems Society, pp 519-528, Austin, Texas, Oct. 12-15, 1997	
MI		Sánchez et al, "A Locality Sensitive Multi-Module Cache with Explicit Management", Proceedings of the 1999 Intl Conference on Supercomputing, ICS '99, Rhodes, Greece	
MI		Sohi et al, "High-Bandwidth Data Memory Systems for Superscalar Processors", ASPLOS-IV Proceedings, Fourth Intl Conference on Architectural Support for Programming Languages and Operating Systems, pp 53-62, Santa Clara, California, April 8-11, 1991	
WI		Wilson et al, "Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors", Proceedings, The 23 rd Annual Intl Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 147-157, Philadelphia, Pennsylvania, May 22-24, 1996	
MI		Wilson et al, "Designing High Bandwidth On-Chip Caches", "The 24 th Annual Intl Symposium on Computer Architecture, Conference Proceedings, ACM, pp 121-132, Denver, Colorado, June 2-4, 1997	
WI		Wilton et al, "An Enhanced Access and Cycle Time Model for On-Chip Caches", Digital WRL Research Report 93/5, Palo Alto, California, July 1994	

Examiner Signature	Otidus Inoa	Date Considered	6	2	03
	<u> </u>		<u> </u>	T	